
Search by job, company or skills
Showing 3 jobs
Skills:
Vcs, Verilog, Gdb, ASIC design flow, Rtl Design, floor-planning, Eco, Timing Analysis, Debussy, bring-up lab debug
Skills:
Vcs, Gdb, Shell, Perl, Verilog, Python, ASIC design flow, floor-planning, Timing Analysis, Rtl Design, Eco, Debussy, bring-up lab debug
Skills:
Spi, Uart, Verilog, Arm, System Verilog, I2c, Gpio, USB standards, Synopsys, ASIC design flow, Interconnect fabrics, Arteris fabrics, RTL Coding, Cadence, Scripting in Perl, Peripheral interface IPs, QSPI, I3C, System Verilog assertions, NoC architecture, Third-party IP integration, Axi
