shell scripting, Perl, Tcl, low power design, VLSI physical design, Innovus software, Timing Analysis, routing optimization, ASIC design methodologies, EDA Tools, Timing Closure, hierarchical design methodologies, silicon signoff, PPA optimization, Clock Tree Synthesis, RTL to GDSII flow