ASIC design flow, Synthesis awareness and basic knowledge of constraint-driven design along with timing closure, Digital electronics fundamentals, Simulation and debug using testbenches and waveform analysis, RTL Design using Verilog System Verilog, Version control using GIT