NVIDIA has continuously reinvented itself. Our invention of the GPU sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. Today, research in artificial intelligence is booming worldwide, which calls for highly scalable and massively parallel computation horsepower that NVIDIA GPUs excel. NVIDIA is a learning machine that constantly evolves by adapting to new opportunities that are hard to solve, that only we can address, and that matter to the world. This is our life's work , to amplify human creativity and intelligence. As an NVIDIAN, you'll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join our diverse team and see how you can make a lasting impact on the world!

We're seeking an elite Senior Verification Engineer to verify the design and implementation of the next generation of IST IPs for the world's leading GPUs and SOCs. You will be integral part of team in Bangalore and will be responsible for chip level verification of High-Speed Test Access Mechanism (TAM) that can be used for Automatic Test Equipment (ATE) based testing, System Level Testing, In Field Testing, Predictive In Field Testing extending into Silicon life cycle management (SLM).

What You'll Be Doing

Understand architecture/design and write test plans that are efficient yet exhaustive in coverage.
Development of test environment such as creation/modification of testbench, updates to software sequences, creation/integration of checkers from UV.
Execute the test plan, review results with arch/design teams for final signoff.
Close collaboration with Emulation/FPGA teams to enable our tests and verify the tests on post silicon.
Innovative optimizations to reduce simulation time and improve verification work flows.
Work with HW architects and designers to make the right implementation choices to optimize the whole pipeline.

What We Need To See

B.Tech/M.Tech or equivalent experience.
4+ years of relevant experience.
Expertise in verification at sub-system/SOC level and expertise in Verilog and SystemVerilog.
Expertise in debugging functional and toggle coverage.
Some experience in UVM is good to have.
Proficiency in grasping feature requirements for intricate features at the system level and devising test plans to validate them.
Strong problem-solving skills.
Strong interpersonal and team building skills with proficiency in written and verbal communications.

Ways To Stand Out From Crowd

Grasp of system architecture concepts in the context of fullchip verification, like interrupts, error collators, handshakes, IO handling etc.
Expertise in protocols like APB/AXI/CHI.
Experience with JTAG and DFT concepts like mbist/lbist.

With competitive salaries and a generous benefits package, NVIDIA is widely considered to be one of the most desirable employers in the world. We are fortunate to have some of the most dedicated and skilled individuals in the world working for us. If you are creative, autonomous and love a challenge, we want to hear from you. We are an equal opportunity employer and value diversity at our company. We do not discriminate on the basis of race, religion, color, national origin, gender, sexual orientation, age, marital status, veteran status, or disability status.

, , JR2006378

Senior ASIC Verification engineer, Senior ASIC Verification engineer