Test Planning, Object-oriented testbenches, Directed and SystemVerilog-based constrained random stimulus generation, FPGA prototyping, Assertions, Unix development environments, Verification methodologies, Perl or Python scripting, Code and functional coverage, Fault stimulus injection, Testbench creation, Self-checking – scoreboards predictors or reference models, formal verification, UVM or OVM