Tcl, Verilog, Python, Perl, Computer Architecture, VHDL, object-oriented programming, Subsystem hardening, EDA Tools, Place And Route, digital logic, DFT insertion, floorplanning, RTL-to-GDSII implementation, Synthesis, Timing Closure, Clock Tree Synthesis