product briefs , Application notes, power management, Datasheets, IC layout, Design Verification, Analog IC design, Signal chains

Python, Tcl, Analog mixed-signal IC design, behavioral modeling, systemverilog, Spectre, Rtl Design, Verification methodologies, Mixed-signal simulation tools, Verilog-AMS, AMS Designer, Cadence Virtuoso

DFT Solutions, Analog Mixed Signal IP IC, RTL Digital Design, Cost Analysis, Digital IP Wrapper, Architecture Feasibility, Methodology Quality Matrix