What you will do

Develop and review test plans.
Develop verification environment/testbench in Module/IP/SOC level.
Develop verification IP and reference model.
Implement test with randomization based coverage driven verification methodology.
Implement functional and functional/code coverage closure.
Hands-on code/debug with UVM, SystemVerilog, Verilog and SystemC.
Low Power verification.
Verification automation flow.

What you will bring

Bachelor's/Master's Degree in EEE/Computer/IC design/equivalent.
With IC/ASIC design verification experience on SOC, Ethernet, PCIe, DDR, USB, ARM CPU.
Strong experience and debugging ability on SystemVerilog/UVM.
Skilled in Synopsys/Cadence/Mentor Simulator and debugging flow.
Experience on Low Power and formal verification is a plus.
Strong in UNIX scripting with Pyhon, Perl, makefile Cshell.
Fast learner and a good team player.
Candidates with more years of experience will be considered for a more senior role.

Important Note:

This advertisement is not for immediate hiring but is intended to identify suitable candidates for future openings in this position.

About the team

Our ASIC DV Team focus on developing full and advanced verification methodology IP/SOC. You will have chance to work on challenging projects that attractive and be immersed in leading tech e.g.: WiFi, 5G, AR/VR, AI, Cloud Networking. A comprehensive program for professional development / career growth will be provided to the new joiner and he/she will have chance to learn from the best expert in this area.

In MediaTek, we promote diversity and inclusiveness. Passionate talents who love new challenges and keen on learning new technologies, do send us your cv our way today and join our multicultural team that consists of talents from all over the world!

Engineer/ Senior Engineer / Staff Engineer (Design Verification)