hardware engineering , Verilog, Floor Planning, Timing Analysis, Physical Design, design engineering

Synthesis, PNR, Timing Closure, PV EM-IR Signoff

Floorplanning and power planning, Clock tree synthesis and optimization, Routing and physical optimization, Timing closure and formal verification