Similar Jobs - 53801652

Showing 3 jobs

Senior RTL design engineer - SOC Intergration

6-8 yrs

Hyderabad, India

Skills:

Python Scripting, RTL design in Verilog SystemVerilog, ASIC design flow, ASIC design in sub-20nm technology nodes, Low power digital design and analysis, Digital Design, PrimeTime or equivalent tools, C embedded experience, Circuit timing STA

Early Applicant

Senior RTL design engineer - SOC Intergration

AMD Ventures

6-8 yrs

Hyderabad, India

Skills:

Python Scripting, PrimeTime or equivalent tools, ASIC design flow, Circuit timing STA, C embedded experience, Digital Design, Low power digital design and analysis, RTL design in Verilog SystemVerilog, ASIC design in sub-20nm technology nodes

Early Applicant

Senior RTL design engineer - SOC Intergration

AMD Maquinaria

6-8 yrs

Hyderabad, India

Skills:

Python Scripting, PrimeTime or equivalent tools, ASIC design flow, ASIC design in sub-20nm technology nodes, Low power digital design and analysis, Digital Design, systemverilog, C embedded experience, RTL design in Verilog, Circuit timing STA

Early Applicant