arm architecture , PERL, Tcl, Python, Static Timing Analysis, Synthesis, Rtl Design, ASIC Design, CHI protocol, Timing Constraints

arm architecture , static timing analysis, Tcl, Python, PERL, Timing Constraints, CHI protocols, Synthesis, ASIC Design, APB, Axi, Rtl Design