Vcs, Static Timing Analysis, Scan Insertion, Post-silicon validation, P1687, TetraMax, ATE patterns, JTAG protocols, Gate level simulation, ATPG, Tessent tool sets, TestMax

Vcs, System Verilog, JTAG protocols, ATPG, Logic Equivalency checking, Gate level simulation debugging, Scan and BIST architectures