Test Plans, verification environment, Uvm, bus functional models, SV, scoreboards, checkers, coverage driven verification closure, monitors