Verilog, Computer Architecture, verification methodologies, Uvm, systemverilog

ASIC, Digital Design, Chip Design, Modelsim, Uvm, Hardware Verification

scoreboard , Perl, Scripting Languages, Python, Uvm, Agents, constrained random techniques, sequencers, HVLs, testbenches, Gate simulations, debugging RTL, monitors