Vcs, Verilog, Static Timing Analysis, System Verilog, DFT CAD development, Logic Equivalency checking, Post-silicon validation, Gate level simulation debugging, Scan and BIST architectures, JTAG protocols, ATPG, Test Architecture Methodology