Verilog, Static Timing Analysis, System Verilog, Spyglass CDC, Glitch analysis, SDC development

C, Vcs, Perl, Verilog, Python, cdc, ASIC SoC development cycle, systemverilog, Rtl Design, spyglass, ASIC Design, formal verification