
Search by job, company or skills
Showing 2 jobs
Skills:
System Verilog, DFT CAD development, Test Static Timing Analysis, JTAG protocols, Logic Equivalency checking, ATPG, Post-silicon validation, Test Architecture Methodology and Infrastructure, Scan and BIST architectures
Skills:
Static Timing Analysis, System Verilog, DFT CAD development, JTAG protocols, Logic Equivalency checking, ATPG, Post-silicon validation, Test Architecture Methodology, Scan and BIST architectures, Verilog design
