Logic Design, Perl, Python, DFT Engineering, SV, coverage metrics, Profiling Tools, Uvm, X prop, Post Silicon Testing, constrained random testing, Architecture Verification

Test Execution, Perl, Python, SV, DFT Engineering, Pre-Silicon Simulation, Uvm, Verification methodologies, Post Silicon Testing, High Speed IOs, Debug, Automation flow development