Debugging, Test Plans, Test Cases, System Verilog, Function Code analysis, Xcelium, JasperGold, UVM components, Uvm, Verilog AMS, Mixed digital analog simulation, Verification strategy, formal verification, Assertion checks

System Verilog, Python, I2c, Uart, Uvm, Assertions, Gate-Level, Coverage, ASIC