Verilog, Static Timing Analysis, System Verilog, Spyglass CDC, Glitch analysis, SDC development

C, Vcs, Perl, Verilog, Hardware Emulation Platforms, cdc, ASIC SoC development cycle, systemverilog, Rtl Design, spyglass, EVE, ASIC Design, Veloce, formal verification