hardware engineering , Test Planning, System Verilog, testbench stimulus agent monitor checker development, coverage driven constraint random verification, Uvm, c based reference model, unit and IP level verification