Timing constraint development, RTL to Netlist Logical equivalence check, Digital Synthesis, Timing Analysis, STA flow setup, Physical Verification, EM IR flows, DFT insertion, Timing Noise DRC, Signoff checks

Python Scripting, Perl Scripting, Tcl, Sta, Cad, timing methodology engineer