virtuoso, foundry process methodology, Physical Verification, Cadence layout tools, Extraction, IC design technology, advance node layout and design rules, EMIR analysis, analog layout design fundamentals

virtuoso, Analog back-end flow, Advance Node layout and design rules, Physical Verification, Foundry process methodology, Analog layout design fundamentals, Cadence layout tools, IC design technology, Extraction, EMIR analysis