EM IR quality checks, CMOS integrated circuits, Matching devices, Top level verification, LOD, IC layout, Layout dependent effects, Macro level assembly, Memory layout, Block level routing, Decoder, Signal shielding, LIO, Bitcells, Symmetrical layout, Dummification, Floor Planning, Fills