Tcp, Pcie, Ethernet, System Verilog, RDMA, Building test benches, Data path verification performance tests, Palladium, Zebu, Veloce, ASIC verification using UVM, HAPS, formal verification

System Verilog, Gate level simulation, formal verification, Data path verification performance tests, ASIC verification using UVM, Building test benches