WHAT YOU DO AT AMD CHANGES EVERYTHING

At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you'll discover the real differentiator is our culture. We push the limits of innovation to solve the world's most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.

SMTS SILICON DESIGN ENGINEER

The Role

We are seeking a highly experienced DFT (Design for Test) Senior MTS to join our CPU Cores team in Bangalore. The ideal candidate will have a strong technical background and extensive experience in DFT methodologies, particularly in the context of CPU core design and development.

The Person

You have excellent communication and presentation skills, demonstrated through technical publications, presentations, trainings, executive briefings, etc. You are highly adept at collaboration among top-thinkers and engineers alike, ready to mentor and guide, and help to elevate the knowledge and skills of the team around you.

Key Responsibilities

Lead DFT Strategy and Implementation

Develop and execute comprehensive DFT strategies for CPU core projects, ensuring robust testability and manufacturability.

Develop and Optimize Test Architectures

Design and implement advanced test architectures, including Scan Compression, Scan Insertion, BIST (Built-In Self-Test), LBIST (Logic Built-In Self-Test), and MBIST (Memory Built-In Self-Test) to enhance test coverage and efficiency.

Collaborate with Cross-Functional Teams

Work closely with design, verification, and physical design teams to integrate DFT requirements seamlessly into the overall design process.

Lead Cross-Site Collaboration

Coordinate with teams across multiple locations to ensure cohesive and unified DFT strategies, promoting effective communication and collaboration.

Create and Validate Test Patterns

Generate and validate test patterns for both manufacturing and in-field testing, ensuring high-quality and reliable CPU cores.

Analyze and Debug Test Failures

Investigate and resolve test failures, providing innovative solutions to improve test coverage, yield, and overall product quality.

Conduct Post-Silicon Debugging

Perform post-silicon debugging to identify and rectify issues in manufactured silicon, ensuring optimal performance and reliability of CPU cores.

Mentor Junior Engineers

Provide guidance and mentorship to junior engineers, fostering their development in DFT techniques and best practices.

Stay Updated with Latest Technologies

Continuously monitor advancements in DFT technologies and methodologies, integrating cutting-edge solutions into the team's workflow.

Interface with External Vendors

Collaborate with external vendors and partners to ensure the successful integration of DFT solutions into the manufacturing process.

Research and Contribute to Patents

Engage in research activities, publish findings in reputable journals, and contribute to the development of patents in the field of CPU core design and DFT methodologies

Preferred Experience

Experience with industry-standard DFT tools and methodologies.
Knowledge of semiconductor manufacturing processes.
Familiarity with scripting languages such as Python or Perl.
Experience with low-power design techniques.
Outstanding foundation in Systems & SoC architecture, with expertise in one or more of the following: CPU or GPU, Memory sub-system, Fabrics, CPU/GPU coherency, Multimedia, I/O subsystems, Clocks, Resets, Virtualization and Security
Experience analyzing CPU, GPU or System-level Micro-Architectural features to identify performance bottlenecks within different workloads
Demonstrated expertise in power management microarchitecture, low power design and power optimization, along with power impact at architecture, logic design, and circuit levels
Excellent communication, management, and presentation skills.
Adept at collaboration among top-thinkers and senior architects with strong interpersonal skills to work across teams in different geographies

Academic Credentials

Bachelor's or master's degree in Electronics and Communication Engineering, Electrical engineering, Computer Engineering, or a related one.
11-14 years of experience in DFT, with a focus on CPU core design.
Proven track record of leading DFT projects from concept to production.
Deep understanding of DFT techniques such as Scan Compression, Scan Insertion, ATPG, BIST, LBIST, and MBIST.
Strong problem-solving skills and ability to debug complex test issues.
Excellent communication and leadership skills.
Ability to work effectively in a collaborative team environment.

CTERR1

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD's Responsible AI Policy is available here.

This posting is for an existing vacancy.

Senior Node JS Developer

Cloud Manager - Delivery Financials Functional

SAP Signavio Lead

Design Engineer, Mobile Control valve & HMI– DC-MH project

Senior DFT Engineer