Unix, Usb, Jtag, Linux, Perl, Pcie, Ethernet, System Verilog, Python, UVM methodology, Design for Debug, TSN, ARM based SoC verification

C, Ovm, virtualization, Perl, Python, Tcl, Client Server centric CPU features, SystemVerilog Assertions, cache controllers, x86 assembly, semi randomized test generators, FPGA HW platforms, Uvm, systemverilog, Validation using Emulation, validation strategy development, memory coherency, debugging test failures, power management, coverage driven Validation methodologies

perl, Pcie, Tcl, Axi, UCIe, Uvm, SV, CXL, CHI, Ace, standard VIP