Tcl, Python Scripting, Perl, PrimeTime or equivalent tools, ASIC design flow, Low power digital design and analysis, ASIC design in sub-20nm technology nodes, Digital Design, C embedded experience, Circuit timing STA, RTL design in Verilog SystemVerilog