Title: Sr Engineer - SRAM bit cell enablement

About GlobalFoundries

GlobalFoundries is a leading full-service semiconductor foundry providing a unique combination of design, development, and fabrication services to some of the world's most inspired technology companies. With a global manufacturing footprint spanning three continents, GlobalFoundries makes possible the technologies and systems that transform industries and give customers the power to shape their markets. For more information, visit www.gf.com.

Introduction

As an engineer for SRAM bit cell enablement, you will support our technology teams across our 22 nm fully depleted SOI and 12 nm finfet technologies. This spans from the layout of bit cell kits and the enablement of these bit cells in the process design kit to the layout and verification of test structures. In addition, you will analyze incoming designs for their bit cell content.

You will be a member of the Global Memory Solutions team with colleagues located in Bangalore, Germany and the United States.

Your Job

Bit cell test structure layout and verification.
Bit cell enablement in the PDK in close cooperation with the PDK team.
Bit cell kit layout and verification in close cooperation with the technology owners, the Integration teams and OPC.
Maintenance and improvement of the layout infrastructure for memory bit cells.
Analysis of incoming designs for their memory content.

Other Responsibilities

Once you are competent in the items mentioned above, your responsibility may extend to the following responsibilities:
Parasitic extraction of bit cell kits and test structures.
Monte Carlo and high sigma simulations of memory bit cells.
Definition of model targets for new bit cells in close cooperation with the respective technology owner.
Definition of targets for electrical parameters and their upper and lower spec limits based on simulations.
Test program definition
Perform all activities in a safe and responsible manner and support all Environmental, Health, Safety & Security requirements and programs.
This job requires close cooperation with global internal teams. In addition, some interaction with customers and IP providers will be part of your job.

Required Qualifications

Master's degree in microelectronics, electrical engineering, physics, or related fields from 2025
Experience in layout and design with Cadence Virtuoso including use of DRC and LVS verification versus schematics as well as Skill coding.
Familiar with scripting languages like Pearl, shell script, Python
Experience with SPICE simulation.
Detailed knowledge about semiconductor process flow and technology, preferably for highly scaled technologies down to 22 nm and 12 nm
Good understanding of semiconductor device physics, especially MOSFETs.
Good understanding and experience with SRAM bit cell functionality and characterization.
Knowledge about other types of volatile memory bit cells.
Travelling may be required for certain projects but is expected to be less than 10 %.
Fluency in English Language written & verbal
Very good analytical and presentation skills.

Preferred Qualifications

For the second stage of your career the following qualifications will be required:
Experience with SPICE models and simulations of MOSFETs and SRAM bit cells.
In-depth understanding of MOSFET SPICE models.
Basic knowledge in scripting with R.
Experience with high sigma simulations of SRAM bit cells.

#NCGProgramIND

GlobalFoundries is an equal opportunity employer, cultivating a diverse and inclusive workforce. We believe having a multicultural workplace enhances productivity, efficiency and innovation whilst our employees feel truly respected, valued and heard.

As an affirmative employer, all qualified applicants are considered for employment regardless of age, ethnicity, marital status, citizenship, race, religion, political affiliation, gender, sexual orientation and medical and/or physical abilities.

All offers of employment with GlobalFoundries are conditioned upon the successful completion of background checks, medical screenings as applicable and subject to the respective local laws and regulations.

To ensure that we maintain a safe and healthy workplace for our GlobalFoundries employees, please note that offered candidates who have applied for jobs in India will have to be fully vaccinated prior to their targeted start date. For new hires, the appointment is contingent upon the provision of a copy of their COVID-19

vaccination document, subject to any written request for medical or religious accommodation.

Information about our benefits you can find here: https://gf.com/about-us/careers/opportunities-asia

IO Layout Design, Staff Engineer

Wireless R&D IP Verification Sr Engineer

Sr Engineer - Target India (End Point Security)

Sr Engineer - Ad Tech

Sr Engineer Design Engineering - SRAM Bit Cell Enablement

Sr Engineer - Software Development