digital design principles, verification environments, debugging tools and techniques, constrained-random testing, directed testing, coverage-driven verification, SoC Verification, systemverilog

Developing Verification environments using System Verilog, Problem-solving and debugging, Verification and Design, UCIe domain, UVM methodology, Functional Verification