Floor Planning, layout of high-performance memories, IC layout, layout dependent effects, EM IR quality checks, block level routing, top level verification, macro level assembly

CMOS, Floor Planning, digital memory circuits, memory layout