System Verilog, Uvm, test plan generation, environment development, SV, Functional Verification, environment planning

testbench development, UVM methodology, test plan reviews, debugging complex IP designs, systemverilog