MS PowerPoint, Ms Word, EM simulations, Spectre Circuit simulator, layout verification DRC LVS, post-layout simulation, design layout constraints, EMI in analog RF, analog RF microwave design, Cadence Virtuoso, parasitic RC extraction PEX, Cadence Microwave Office AWR, Cadence EMX EMXDesigner tools, reliability checks, ESD LUP, analog IC design flow