Extraction, techfile constraints, analog layouts, Physical Verification, advance node, Cadence layout tools, signoff, skill scripts, layout automation tasks, virtuoso, analog layout design fundamentals, foundry process methodology, Chip Integration, IC design technology, EMIR analysis

shell scripting, Tcl, python, Unix, Physical Design, Sta, Physical Verification