About Marvell

Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.

Your Team, Your Impact

Built on decades of expertise and execution, Marvell's custom Processor/ASIC solution offers a differentiated approach with a best-in-class portfolio of data infrastructure intellectual property (IP) and a wide array of flexible business models. In this unique role, you'll have the opportunity to work on both the physical design and methodology for future designs of our next-generation, high-performance processor chips in a leading-edge CMOS process technology, targeted at server, 5G/6G, automotive, and networking applications.

What You Can Expect

As a senior leader in the central physical design team, you will:

Shape the long-term vision for physical design capabilities and infrastructure in alignment with company-wide technology strategy.

Lead RTL-to-GDSII implementation for multiple SoC programs, overseeing synthesis, floorplanning, power grid design, place and route, clock tree synthesis, timing closure, power/signal integrity signoff, and physical verification (DRC/LVS).
Provide strategic leadership and technical direction to physical design teams, ensuring successful and timely tapeouts of complex, high-performance SoCs.
Mentor and develop engineering talent, fostering a culture of innovation, collaboration, and continuous improvement.
Oversee team structure, hiring, performance management, and career development to build and retain a high-performing physical design organization.
Drive cross-functional collaboration with design teams to influence design decisions and ensure successful project execution.
Navigate and resolve cross-functional conflicts effectively, fostering alignment and maintaining momentum across diverse teams.
Drive the development and adoption of next-generation physical design methodologies, flows, and automation to improve productivity and design quality.
Manage project schedules, resources, and risk, ensuring alignment with business goals and customer requirements.
Represent the physical design function in cross-org and executive-level discussions, contributing to long-term technology and product strategy.
Collaborate with EDA vendors and internal CAD teams to evaluate and deploy new tools and technologies.

What We're Looking For

Bachelor's, Master's, or PhD degree in Electrical Engineering, Computer Engineering, or a related field.
15+ years of progressive experience in back-end physical design and verification, including significant leadership roles.
Proven track record of leading and scaling physical design teams, managing complex SoC projects, and delivering high-quality tapeouts under aggressive schedules.
Deep expertise in hierarchical physical design strategies, methodologies, and advanced process node challenges.
In-depth understanding of current design technologies used in major foundries.
Strong understanding of ASIC design flow, RTL integration, synthesis, and timing closure.
In-depth knowledge of modern EDA tools and flows.
Proficient in automation and scripting using Makefile, Tcl, Python, or Perl to enhance design efficiency and flow robustness.
Strong communication and collaboration skills, with the ability to influence cross-functional teams and executive stakeholders.
Experience in developing and deploying advanced physical design methodologies and flows.
Familiarity with AI/ML-driven optimization in physical design tools is a plus.

Additional Compensation And Benefit Elements

With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We're dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it's like to work at Marvell, visit our Careers page.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Interview Integrity

To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.

These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

Software Senior Principal Engineer

Senior Principal Engineer Software (SDWAN) - NetSec - Bangalore

Senior Principal Engineer, Physical Design

Senior Principal Engineer - Java/Microservices