DDR, System Verilog, test plan generation, environment development, Design Verification, Uvm, GDDR, memory IP, environment planning, Functional Verification, IP verification, HBM