micro architecture , Microprocessors, Verification, Digital design and development RTL, Synopsys Design Compiler Synthesis, Timing Closure, SoC integration, SOC design, Packaging, Cadence LEC, platform architecture, Memory controller designs, Design Verification, Design convergence, Post silicon bring up and debug, VLSI development, Chip IO design, Physical Design