ARM debug architecture, Verdi Xcellium, Spyglass Lint CDC, Processor Architecture, Synopsys DC, synthesis and low power, SoC subsystem IP design, Timing Concepts, IP design Subsystem Cluster and SoC level integration using Verilog System Verilog, RTL quality checks Lint CDC, AMBA bus protocols AXI AHB ATB APB