automation, Ovm, Tcl Scripting, Verilog, Perl, HVL, GLS, Uvm, RTL, SV, Specman, SDF sim debug, test-bench development, functional and code coverages, closure constraint randomization, assertions development, eRM methodology, formal verification