Verilog, Sata, Python, Perl, Usb, PCI Express, constrained random verification, Uvm, functional coverage, VMM, systemverilog, DV methodologies

Verilog, System Verilog, CPU architecture, Coherent fabric designs, debugging skills, ARM knowledge