Perl, C, Debugging, Verilog, Python, HDLs, verification coverage closure, Chip reset sequence, testbench environment, SoC Verification, Design Verification, VHDL, triaging fails, power management