verification IP (VIP) development, SystemVerilog and HVL verification environments, UVM/OVM methodologies, coverage-driven verification

arm architecture , Verilog, Tcl, System Verilog, C, Python, Perl, Pcie, UCIe, Uvm, CXL