Solid experience in digital front end design for ASICs
Solid Expertise in RTL microarchitecture and design coding in Verilog/SV for complex designs with multiple clock and power domains
Expertise with various bus protocols like AHB, AXI and NOC designs
Experience in low power design methodology and clock domain crossing designs
Understanding of full RTL to GDS flow to interact with DFT and PD teams
Experience in Tools like Spyglass Lint/CDC checks and waiver creation
Experience in formal verification with Cadence LEC
Experience in mobile Multimedia/Camera design is a plus
DSPISP knowledge is a plus.
Working knowledge of timing closure is a plus
Expertise in Perl, TCL language is a plus
Expertise in post-Si debug is a plus
Good documentation skills
Ability to create unit level test plan

General

Should possess good communication skills to ensure effective interaction with Engineering Management and mentor group members.
Should be self-motivated and good team working attitude and need to function with little direct guidance or supervision

Responsibilities

Digital design and development (RTL) working in close collaboration with Multi-site leads
Developing the micro architecture and implementing the design using Verilog/SV. Integrate and deliver complex subsystem to SoC
Design and implement defined tasks independently.
Work in close coordination with Systems, Verification, SoC team , SW team, PD & DFT teams to get the goals completed.
Analyze reports/waivers or run various tools : Spyglass, 0-in, DC-Compiler, Prime time, synthesis, simulation etc

Minimum Qualifications:

Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 6+ years of Hardware Engineering or related work experience.
OR
Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 5+ years of Hardware Engineering or related work experience.
OR
PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.

ASIC RTL Design Engineer (Camera) - Sr Staff Engineer/Manager