Uvm, testbench architecture, regression management, debug methodologies, verification methodology automation, AI-assisted workflows, verification planning, assertions, verification metrics, systemverilog, functional coverage, constrained-random verification