User Support, power analysis, Verilog/SystemVerilog, ASIC Design, RTL Coding, Infra

Host & Userspace, Rtl Design, Synthesis, ASIC development cycle, ASIC design methodologies, Verification, Infra Silicon Enablement