Verification & Validation methodologies, Automation Testing, Design Verification, Functional Requirements testing, technical testing

LVS, analog block integration, CMOS Circuits, chip-level floorplanning, design scripts, Cadence PVS, Mentor Calibre, tape-out, BiCMOS circuits, Layout Design, Cadence Virtuoso, ERC, DRC, chip-level integration verification