Search by job, company or skills

Globex Digital Corp

Senior Design Verification Engineer

Save
new job description bg glownew job description bg glow
  • Posted 2 months ago
  • Be among the first 10 applicants
Early Applicant

Job Description

Experience - 7+years

Location - Pan India

NP - Immediate to 60 Days

JD Design Verification

  • Understanding the business requirements and functional specifications of the IPs, subsystems and SOC
  • Creating Verification Environment Architecture document
  • Reviewing and Revising: working towards meeting agreed upon acceptance criteria
  • Developing code in System Verilog, UVM (Universal Verification Methodology), C for Unit, Subsystem and SOC level verification
  • Performing RTL simulations using Synopsys and Cadence simulators
  • Debugging and resolving problems found by simulations .Performance test plan development and maintenance
  • Development of transactors, monitors and models for performance verification.
  • Implement performance verification flow including monitoring, synchronization, reporting and self-checking mechanisms
  • Provide full report of performance metrics and bottlenecks
  • Tracking tickets and code releases using Bug Tracking tool and GIT
  • Performing UPF (Unified Power Format) based Power Aware simulations
  • Coding of Assertion and Functional Coverage bins in SVA (System Verilog Assertions)
  • Code & Functional Coverage Closure
  • Performing Gate Level simulations .Preparing and conducting reviews of Verification Sign-off documents to ensure SOC tape-out quality

More Info

Job Type:
Industry:
Employment Type:

About Company

Job ID: 145265765

Similar Jobs

Bengaluru, India

Skills:

analog circuits FpgaLogic DesignVerilogStaScan InsertionPower product designUvmSynthesis scriptsATPG generationRegression frameworksSynthesisformal verificationMicro-architectureABVRTL CodingTiming ConstraintsFunctional VerificationSystem-VerilogDigital VerificationTiming Analysis

Bengaluru, India

Skills:

scoreboard System Verilogscript developmentUvmverification closureverification environmenttestbench componentsinterface agents

Bengaluru, India

Skills:

VcsGitPcieEthernetSystem Veriloglow-power verification techniquescdcUvmUPFC LanguageAxilevel shifter implementationAMBAFIFOsAPBQuestaRISC-V CPU subsystemsclock reset architecturespower management strategiesAHB

Bengaluru, India

Skills:

DDRPcieUartI2cAxiIP verificationFPGA-based verificationAPBUvmC-based testssystemverilog

Bengaluru, India

Skills:

code coverage System VerilogCover groupsFunctional coverageAssertionsDDR4UvmDIMMDDR5