Search by job, company or skills

Senior Design Verification Engineer

This job is no longer accepting applications

Job Description

Role : Design Verification

Exp : 7-16 Years

Location: Bangalore ;

Job Description:

  • You will be part of the team verifying IPs and SoCs leading to first Si success.
  • Manage and lead a team of Verification engineers
  • IP verification is coverage driven using latest industry standard methodologies and HVLs.
  • Work involves defining verification strategy, writing test plans, developing efficient test benches and test cases.
  • Code coverage, Functional coverage and assertions are desired.
  • ARM based SoC verification experience is an added advantage.
  • Proficiency in one scripting language like Perl, C++, Python, Unix Make, Unix Shell Scripts etc. is a great plus.
  • Multiple positions with emphasis on AMS and Power aware verification.
  • Should have worked on GLS.

Primary Skills

  • Verilog, SV, UVM/OVM, IP Verification, SoC Verification, scripting – Perl, Python, Shell, and Tcl.

Secondary Skills

  • Test bench / model / VIP development, Functional coverage, GLS, LEC, Emulation, AMS, ARM, Protocols AHB/AXI/APB, Ethernet, USB, PCIe, I2C, SPI, CAN, Mipi CSI/DSI, LPDDR

More Info

About Company

Job ID: 151223517

Similar Jobs

Bengaluru, India

Skills:

VerilogPythonSynopsys VCSCadence Incisiveformal verificationVHDLModelsimUvm

Bengaluru, India

Skills:

Computer ArchitectureVcsDDRPciePerlEthernetPythonVerdiARM-based SoC architectureCHIXceliumSystemVerilog UVMAxiAPBHBMQuestaAHBSVA

Bengaluru, India

Skills:

testability systemverilogSoC IP verification methodologiesUvmDFX DFT conceptsATPGmulti-level verification

Bengaluru, India

Skills:

Test Plan CreationDebuggingPythonPerlVIP integrationtestbench architectureUvmverification methodologiesscoreboardingsystemverilogcoverage-driven verificationexecution and reviewassertionsregression managementdebug flowsfunctional coverage

Bengaluru, India

Skills:

analog circuits FpgaLogic DesignVerilogMicro-architectureSynthesisUvmTiming ConstraintsRegression frameworksPower product designSystem-VerilogFunctional VerificationRTL CodingStaSynthesis scriptsATPG generationScan Insertionformal verificationABVTiming AnalysisDigital Verification

Beware of Scammers

We don’t charge money for job offers