
Search by job, company or skills
Methodology Strategy
Verification Infrastructure
Advanced Verification
Cross-Functional Collaboration
Mentorship & Leadership
Job ID: 148699657
Skills:
debugging complex IP designs, UVM methodology, test plan reviews, testbench development, systemverilog
Skills:
automation, Ovm, Tcl Scripting, Verilog, Perl, Uvm, GLS, RTL, SV, SDF sim debug, Specman, test-bench development, HVL, functional and code coverages, closure constraint randomization, assertions development, eRM methodology, formal verification
Skills:
simvision , Vcs, Xcelium, Questa, waveform analysis, Uvm, formal verification tools, systemverilog, coverage-driven verification, Verisium