Verilog, Shell Scripting, Perl, Connectivity, LINT, VCLP, cdc, Micro Architecture Definition, SOC design, RTL Quality Checks

Verilog, Asynchronous interface, Synthesis, ECO fixes, SoC clocking reset architecture, Logic design RTL coding, SoC design and integration, Multi Clock designs, System-Verilog, formal verification